Architectures with a register stack can implement efficient calling conventions. Using the overlapping of callers' and callees' registers, callers are able to pass parameters to callees without a memory stack. The most recent instance of a register stack can be found in the Intel Itanium architecture. A hardware component called the register stack engine (RSE) provides an illusion of an infinite-length register stack using a memory-backed process to handle overflow and underflow for a physically limited number of registers. Despite such hardware support, some applications suffer from the overhead required to handle register stack overflow and underflow. The memory latency associated with the overflow and underflow of a register stack can be reduced by generating multiple register allocation instructions within a procedure [Settle et al. 2003 ]. Live analysis is utilized to find a set of registers that are not required to keep their values across procedure boundaries. However, among those dead registers, only the registers that are consecutively located in a certain part of the register stack frame can be removed. We propose a compiler-supported register reassignment technique that reduces RSE overflow/underflow further. By reassigning registers based on live analysis, our technique forces as many dead registers to be removed as possible. We define the problem of optimal register reassignment, which minimizes interprocedural register stack heights considering multiple call sites within a procedure. We present how this problem is related to a path-finding problem in a graph called a sequence graph. We also propose an efficient heuristic algorithm for the problem. Finally, we present the measurement of effects of the proposed techniques on SPEC CINT2000 benchmark suite and the analysis of the results. The result shows that our approach reduces the RSE cycles by 6.4% and total cpu cycles by 1.7% on average. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or direct commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept., ACM, Inc., 1515 Broadway, New York, NY 10036 USA, fax: +1 (212) 869-0481, or permissions@acm.org. 
INTRODUCTION
Memory latency frequently limits the performance of applications, despite the advances and innovations in modern architectures. Smart register allocators can play an important role in reducing the number of register spills/fills, which are intrinsically load/store operations. Typical register allocators focus on the reduction of register spills/fills within a procedure boundary. Another important issue in register allocation, however, exists regarding procedure boundaries. When a new procedure is invoked, all the live local registers used in current procedure must be saved in memory. When the procedure returns to the caller, the caller can resume its execution after restoring the register context from the memory. Many researchers investigated register allocation techniques to reduce the memory access penalty associated with procedure calls [Wall 1986; Chow 1988; Steenkiste and Henessy 1989; Kurlander and Fisher 1996; Lueh and Gross 1997] .
Microarchitectural solutions to this problem can be found in many commercial microprocessors. Providing large physical register files and maintaining them in register windows [Weaver and Germond 1994] or register stack [Intel Corporation 2002] can mitigate the overhead of register saves/restores around procedure boundaries. The SPARC architecture allocates a register window per procedure which consists of 24 registers [Weaver and Germond 1994] . First, eight registers are used for procedure arguments (in-registers). The next eight registers are used for local registers for the current procedure (local-registers). The last eight registers are used to pass arguments to callee procedures (outregisters). Caller's out-registers are overlapped with callee's in-registers. The Itanium architectures provide a more flexible mechanism called a register stack, using a special instruction (alloc) that can control the sizes of in/local/outregisters for each procedure [Intel Corporation 2002] .
Both the register stack and register window offer a fast argument-passing mechanism among procedures. More importantly, they can reduce the overhead of register saves/restores on procedure calls that typically otherwise require memory accesses. Hardware-managed register stacks and register windows are key components, which provide the illusion of the infinite length of registers by automatically backing up and reloading the contents of physical registers from the memory without the explicit intervention of software. One of the current trends in microprocessors is to equip them with large physical registers though the number of visible registers from applications is fixed. Both the register stack and register window can benefit from large physical register files by having to back up and reload the contents of registers less frequently. Dynamically resizing the register stack frame can further circumvent a significant amount of register spill/fill overhead involved in the register stack overflow and underflow. Settle et al. [2003] proposed a multi-alloc technique, which generates multiple register allocation instructions to reduce the register stack height of all procedures in the call stack. Since there is a limited number of physical registers, for example, 96 in the case of Itanium, those reductions in the register stack height can subsequently lead to reductions in register stack overflow and underflow. The key idea is that nonlive registers across calls overlap with the callee's register stack frame. Register liveness analysis is used • Y. Choi and H. Han to distinguish the registers that can be overlapped. Although Settle et al. provided a great deal of useful evidence that an overlapping register stack frame would lead to register stack engine(RSE) overhead reduction, their method takes advantage of only the nonlive registers at the end of the local-register region.
We found that carefully distributing registers to proper parts of the localregister region helps to reduce the register stack height by enlarging the number of the overlapped dead registers. Our method also generates multiple register allocation instructions within a procedure. However, we devised a compiler-supported register reassignment scheme to maximize the overlap with the callee's register stack frame. In particular, our scheme considers multiple call sites within a procedure for the overall minimization of the register stack height. Our contributions are as follows.
1. We define the problem of finding the optimal register reassignment that minimizes the register stack height of all procedures in the call stack, considering multiple call sites within a procedure. 2. We formulate the optimal register reassignment problem as the path-finding problem in a graph called sequence graph and show the equivalency of the two problems. 3. We also propose a heuristic algorithm to solve the problem.
The remainder of this paper is organized as follows. Section 2 presents background information on the register stack. Section 3 explains how we exploit register reassignment to minimize the register stack height interprocedurally. The section goes on to define the problem of optimal register reassignment and describe how the problem is related to sequence graphs. Section 4 presents our register reassignment algorithms based on path-finding on a sequence graph. Finally, Section 5 reports on the experimental results and analysis.
BACKGROUND
The Itanium architectures provide 128 general-purpose registers (r0-r127), which are virtual registers visible to applications. First 32 registers (r0 to r31) are global registers visible to all procedures; the remaining 96 registers (r32-r127) are stacked registers that are locally accessible within a procedure. Among the 96 stacked registers, a procedure claims a portion of them for use within the procedure. The actual number of physical registers for a register stack is usually larger than the number of virtual stacked registers. A register stack consists of those physical registers and the register stack engine (RSE). The stacked registers claimed by a procedure are mapped on to physical registers; we call them the register stack frame for that procedure.
Each register stack frame is grouped into three parts: (1) in-registers for incoming parameters from callers, (2) local-registers for the current procedure's use during its lifetime, and (3) out-registers for output parameters passed to callees. Rotating-registers, which are used for software-pipelined loops, are optionally selected among in-registers and local-registers. The size of the register stack frame is often determined at the beginning of procedure by invoking a Fig. 1 . Mapping a register stack frame to a physical register file, when f () calls g (). special instruction, alloc. The format of the instruction is alloc <targ reg> = ar.pfs, in, local, out, rot where ar.pfs is a special register to save the previous state [Intel Corporation 2002] . The total number of registers in the register stack frame for a procedure is #in-registers + #local-registers + #out-registers ≤ 96, with conditions of #in-register ≤ 8 and #out-registers ≤ 8.
To provide uniform accesses to its stacked register frame, the starting register of each register stack frame is remapped to r32 and the following registers are also remapped in order. The mapping between virtual registers and physical registers is illustrated in Figure 1 , where procedure f calls g . The parameters are passed from f to g through the overlapping of the out-registers of f and the in-registers of g . The register stack engine (RSE) manages the mapping of register stack frame to physical registers in a circular manner [Intel Corporation 2002] . If multiple register stack frames use up all the physical registers, RSE overflows some of the stacked registers to a backing store in memory. When returning from a procedure, the previous register stack frame must be restored. If there are any overflowed registers, the RSE underflows the requested registers back to the physical registers from the backing store. Figure 2 shows how RSE overflows and underflows registers as procedures are called and return.
(The overlapping of the caller's register stack frame with the callee's is ignored for ease of description. We assume the size of a physical register file is 96.) In Figure 2a , procedure x calls y, y calls z. Procedures x, y, and z allocate 40, 30, and 30 stacked registers, respectively. Suppose that the register stack is configured, as shown in Figure 2b , when y is called by x. The register stack frame of the current active procedure is denoted with a gray box. When z is called by y, four of x's registers overflow and are stored in memory by RSE to keep z's registers in the physical register file. When z and y return subsequently, the four registers of x are restored from the backing store for further execution of x.
Now we demonstrate how we can avoid the overflows and underflows of registers by generating multiple register allocation instructions. If we insert additional alloc instructions before x calls y and y calls z, as in Figure 3a , none of the x's registers overflow when z is called, because the total of registers allocated by x, y, and z does not exceed 96 (refer to Figure 3b ). By carefully analyzing the liveness of registers, additional alloc instructions can reduce the total height of the register stack frames.
THE OVERFLOW-MINIMIZING REGISTER REASSIGNMENT
To determine the size of the register stack frame, procedures often start with alloc instructions. Suppose procedure f allocates nine stacked registers, r32 through r40, (in-registers: r32, r33, local-registers: r34 to r38, out-registers: r39, r40) , as shown in Figure 4a and b. When f calls g , the out-registers of f overlap the in-registers of g , as shown in Figure 4b . Figure 4c illustrates multialloc method in [Settle et al. 2003 ]. Equipped with careful live register analysis, the register stack frame of f can be reduced by issuing another alloc instruction before calling g , which removes two dead local-registers, r37 and r38, and reassigns two output registers, r39 and r40, to r37 and r38, respectively. This resizing of f 's register stack frame decreases the register stack height for f and g by 2.
Now suppose f calls another procedure h besides g , as shown in Figure 4d . We can still add alloc instruction before calling g . However, before calling h, we cannot reduce the register stack frame of f in spite of dead local-register r37. If we reassign some of the local-registers of f , for example, by interchanging r35 and r36 and interchanging r37 and r38, we can reduce f 's register stack frame before calling both g and h, which leads to the reduction of the overall register stack height by 3 and 1 (refer to Figure 4f ). This example clearly reveals the effect of register reassignment on the overall register stack height reduction when there is more than one call site in a procedure. We observe that, by scanning from the last local-register (i.e. the local-register that has the biggest number among all local-registers) to the first local-register, we can eliminate the registers one by one from the current register stack frame while these registers are dead. Once we encounter a live local-register, we stop the scanning, even though there are more dead local-registers beyond it. We can only remove those scanned dead local-registers that are consecutively located at the end region of local-registers. Thus, pushing dead registers toward the end of the local-register region is a key concept to further reduce current register stack frame.
According to the calling convention, out-registers naturally overlap with the callee's register stack frame and in-registers convey parameters passed by callers of current procedures. The only candidates for safe reassignment are local-registers. For these local-registers, all virtual register names are mutually interchangeable. However, when a procedure uses rotating-registers for software pipelining, not all local-registers are interchangeable. We excluded the procedures that use rotating-registers from our optimization. Once we find one-to-one interchange mapping among local-registers, we can safely reassign local-registers that result in more overlaps. The rest of this section discusses (1) how we define optimal register reassignment, and (2) how we convert the register reassignment problem to a graph problem.
Optimal Register Reassignment
For a procedure P , if there are k call sites C 1 , C 2 , · · ·, C k then the set of registers which are dead before the call site C i (or unused until that point) is denoted as dead set D i . Dead set D i has weight w(D i ) according to the relative importance of the call site C i . Let L = {r 1 , r 2 , · · · , r l } be the set of local-registers of the register stack frame for P . We now want to find a sequence S,
When the original sequence of local-registers S 0 is r 1 → r 2 → · · · → r l , we map the ith register in S 0 to the ith register in the new sequence S, (1 ≤ i ≤ l ); then we find this bijective function RA : L → L as our register reassignment. The gain of the register reassignment RA is G given in Eq. (1).
Equation (1) represents the observation that the register stack frame can be overlapped from the right end until it encounters the first live register in the sequence. The reason why we can overlap only the right side of the sequence is that register frames for procedures are maintained in the form of a stack. We can stack up a new register frame on top of the current frame, which means a new register frame can be overlapped only with the right end of the current register sequence. The meaning of the gain (S, D i ) is the number of registers that can be overlapped at call site C i . The total gain, G, is a plain sum of all the gains at all call sites in the procedure P .
For example, suppose a procedure has three call sites and their dead sets are D 1 = {r45, r46, r48}, D 2 = {r43, r45, r48}, and D 3 = {r43, r45}, where w(D 1 ) = w(D 2 ) = w(D 3 ) = 1 and the set of all stacked registers in local region L = {r42, r43, · · · , r48}. The gain of a sequence, S = r42 → r44 → r46 → r47 → r43 → r45 → r48, is then computed to be 5. For the first call site, we can overlap only the last two registers (gain(S, D 1 ) = 2). For the second call site, we can overlap the last three registers from the sequence (gain(S, D 2 ) = 3). Finally, for the third call site, none of the registers in the sequence is overlapped (gain(S, D 3 ) = 0). One thing to note is that only the suffix of S, which consists of dead registers matters. The order of the remaining registers is irrelevant to the total gain.
The optimal register reassignment is the register assignment that maximizes the gain in Eq. (1).
Optimal Register Reassignment Using Sequence Graphs
Our register reassignment is more easily tackled by relating it to a graph optimization problem, as shown in Figure 5 . Converting the original problem into a graph problem gives us more insight on how to solve our problem. To find a register reassignment that produces maximum gain, we attempted to maximize the number of overlapped registers not just in one dead set, but in all dead sets. Since we can overlap with dead registers from the right end of a sequence, we tried all possible permutations of dead registers in all dead sets of all call sites. That means we attempted to find a permutation that results in the maximum total gain. Now, using an example, we explain how we convert our problem to an equivalent graph problem. Figure 5 a shows three dead sets D 1 , D 2 , and D 3 from our previous example, where a function f calls g 1, g 2, and g 3 at three call sites C 1 , C 2 , and C 3 , respectively. w( Figure 5b , complete graphs for dead sets D 1 , D 2 , and D 3 are shown. Any possible sequence of the registers of each dead set can be represented as a path on each complete graph. The weights of nodes and edges are 1 according to the weight of the corresponding dead sets. The superimposition of the three complete graphs is shown in Figure 5c , where the edges from complete graph D 1 are denoted by dotted lines, from D 2 by solid lines, and from D 3 by a heavy line. When we compose a superimposed graph, the weight of each node is the sum of the weights from all original graphs.
Recall that, in the previous example, we picked the sequence S = r42 → r44 → r46 → r47 → r43 → r45 → r48 ending with r43 → r45 → r48. In D 1 , only r45 and r48 can be overlapped from the local part of the register stack frame, since r46 does not appear consecutively with the other dead registers, r45 and r48, in the sequence. Whereas, r43, r45, and r48 in D 2 can all be overlapped since all of them appear consecutively at the end of the sequence.
• Y. Choi and H. Han In D 3 , no register is overlapped, and, as a result, we could reduce register stack frame by 2 and 3 before call site C 1 and C 2 , respectively.
Turning to our graph notations, on the complete graph of D 1 , we select the path r48 → r45. On the complete graph of D 2 , we select the path r48 → r45 → r43. Note the orders of the registers in the paths: they are in the reverse order of sequence S. Projecting the paths to the superimposed graph in Figure 5c and adding the weights of the first node r48 and the following edges, (r48, r45) and (r45, r43), we obtain 5 = 2 + (1 + 1) + 1, which is the same as the total gain (in Eq. 1) of the sequence S mentioned above. Note that for edge (r45, r43), we added only 1, the weight of D 2 , excluding that of D 3 . Dead set D 3 does not have r48, the first node of the path r48 → r45 → r43, i.e. the last local register of the sequence S. As mentioned in the prior section, only the dead registers at the right end of local-registers can be overlapped. Translating into the superimposed graph notation, only the edges that are part of the path so far are counted. A heavy line does not appear between r48 and r45.
From the above example, we infer that we can calculate the gain of a register reassignment using a corresponding sequence on a superimposed graph. The superimposed graph, as shown in Figure 5c , is a multigraph that has multiple edges between two nodes. To simplify the graph, we construct a sequence graph
The weight of a node u, w (u) , is the sum of the weights from all the complete graphs the node u belongs to, where weights of complete graphs are determined by the weights of their associated dead sets. An edge (u, v) has an annotation, denoted by a (u, v) , which is set of all dead sets where the edge belongs. Figure 5d shows an example of a sequence graph composed from the dead sets listed in Figure 5a . Recall that w(D) denotes the weight of a dead set D.
On sequence graphs, we need to find a node-sequence that results in maximum gain. We formally define a node-sequence as follows. E) . NS has the following properties.
Let a sequence of nodes NS
(
where
The first property is a trivial condition that ensures that the sequence forms a path on G(V , E). The second property defines the gain of a node sequence. Each dead set can have a path composed of nodes in its complete graph. The definition implies that only the dead sets whose paths begin with the starting node of the node sequence contribute to the gain. In other words, the gain of an NS in a sequence graph is the sum of the weights of each path, which is part of NS in each complete graph. 
while SV contains less than |V | nodes do 8: Find (t, v) which has the biggest w(A ∩ a (t, v) ), where (s, t) ∈ SE and v / ∈ SV. 9: if no such (t, v) exists then 10:
: end while 16: return reverse(NS) /* put the heaviest weight node at the end of the sequence */ To find an optimal node-sequence, we select a sequence of maximum gain among all such sequences. Since the overlapped dead registers are relevant to the gain, we can focus only on dead registers at each call site. Once we find such a node-sequence of dead registers on a sequence graph, we reverse it as we select the right-most dead register first for the node-sequence. We then arbitrarily build a sequence holding the rest of the local-registers. We finally concatenate the two sequences, putting the sequence of the dead registers in the back. The resulting sequence can now be used to guide the register reassignment. In Section 4, we will describe how to find a maximum gain node-sequence from sequence graphs using a greedy approach. Formal proof of the equivalency between finding an optimal register reassignment and finding a maximum gain node-sequence is also given in the Appendix.
ALGORITHM
We propose an algorithm to find the optimal register reassignments defined in Section 3. Our approach to solve this problem is to find the maximum gain nodesequences on the sequence graphs introduced in Section 3.2. An efficient heuristic is detailed in the following sections.
reassign register and multi alloc insert
Our proposed algorithm, called reassign register, is based on a greedy approach. The input to reassign register is the dead sets (
we build a corresponding sequence graph G and then construct a node-sequence by appending one edge at a time. Our algorithm starts with a node-sequence NS that contains only one edge (u, v) whose gain in Eq. (2) is the greatest among all edges in G. At each iteration of the while body, we examine all the adjacent nodes to the end node of the NS so far and pick the node that increases the gain of NS most. This is described in line 8 of Algorithm 1. Note that we preserve Eq. (2) for computing the gain of a node-sequence during iterations. Thus, the resulting gain of Algorithm 1 equals the gain of the original problem in Eq. (1). Algorithm 1 contains a sketch of reassign register. Figure 6 shows an example of reassign register step-by-step. In Figure 6a , there are four distinct dead sets. The registers in each dead set are given simple names, such as a, b, · · · , f , for ease of description. The number after a dead set indicates the weight of the dead set. Figure 6b shows the superimposition of four complete graphs from D 1 , D 2 , D 3 , and D 4 , while Figure 6c shows the resulting sequence graph. Figure 6d through g illustrate each step to find the maximum gain node-sequence. At first, edge (a, e) is chosen since it has the biggest gain, 16 (= w(a) + w(U ∪ a(a, e)) = 9 + (3 + 4) ). A is a(a, e) = {D 1 , D 2 }. The node-sequence is a → e since w(a) ≥ w(e). Then, we examine all nodes adjacent to node e, i.e., b, c, d , and f . For b, (A = a(a, e) Note that we can come up with a simpler heuristic than reassign register() in which we only consider how many times a register appears in the dead sets (namely, node frequency). We sort nodes in the all dead sets in nonincreasing order of node frequencies, and then the result will produce a sequence of nodes. With this heuristic, the example in Figure 6 can result in a → e → c → d → b → f . The gain of this sequence is 20 (= 9 + 7 + 4), which is less than 24, the gain we can obtain from reassign register(). This simple heuristic has some advantages over reassign register(). It does not a build sequence graph, but simply counts the frequency of each node. As a result, it has lower time complexity than that of reassign register(), but generally produces less optimized register reassignments.
Algorithm 2 shows how we use the multi-alloc method. The optimized code of a procedure after register allocation is given as an input. First, we gather all the dead sets in a procedure, assigning a weight to each dead set. We can treat all call sites equally and give the same weight to all the corresponding dead sets. Alternatively, we can use profiling information to weight each dead set in favor of its relative importance, like the frequency of calls of the associated call site. The weight of a dead set becomes the weights of the nodes in the dead set. With weighted dead sets, we obtain register reassignment for localregisters from reassign register(). After we interchange local-register names by the register reassignment, we insert multiple alloc instructions wherever they are necessary. The alloc instructions inserted to resize the register stack frame also require the copying of the procedure parameters from the old out-registers to the new out-registers since we change the boundaries of local-registers and out-registers.
Algorithm Efficiency
We implement sequence graphs (G(V , E)) as adjacent lists. We represent annotations on edges as bit vectors where every dead set is encoded with one bit. Then, given dead sets, D 1 , D 2 , · · ·, D k , computing the gain of an intersection is able to run in time O(k). Thus, for each iteration of while body of Algorithm 1, we are able to compute the node with the biggest gain in O(k · |V |), asymptotically.
Since O(|V |) times of iterations occur, the while loop takes O(k ·|V |
2 ) time, in total. In constructing a sequence graph, to superimpose each dead set's complete graph, we first implement a sequence graph as an adjacent matrix and then convert it to the corresponding adjacent list. It takes O(k ·|D max | 2 +|V | 2 ), where D max is the dead set of maximum cardinality among D 1 , D 2 , · · ·, D k . We adopt this approach to tackle both the building of a sequence graph and the finding of a node sequence efficiently. Overall, the time complexity of reassign register is bound by O(k · |D max | 2 + k · |V | 2 ).
EXPERIMENTAL RESULTS AND ANALYSIS

Experimental Environments
We perform our experiments on an Intel Itanium2 box with two 1.4GHz Itanium2 processors and a 1.5M L2 cache, running a 64bit version of RedHat Linux. We used the Open Research Compiler(ORC) with base optimization, which employs Itanium specific optimizations, such as if-conversion, data and control speculation, predicate analysis, and global instruction scheduling with resource management, etc., including, all classic optimizations [Intel Corporation and Chinese Academy of Sciences 2002]. We implemented our multi-alloc method that utilizes reassign register described in Section 4 in ORC after its last register allocation. We also implemented multiple alloc optimization without considering the reassignment of local registers as in Settle et al. [2003] , for the purpose of comparison. Their multi-alloc scheme also resizes the register stack frame before the call sites. Nonlive registers across calls are overlapped with the callee's register stack frame. Register liveness analysis is used to distinguish those registers that can be overlapped. However, only the nonlive registers at the end of the local-register region can be overlapped. Our technique also utilizes multiple alloc instructions to resize the register stack frame before the call sites, but our technique pushes more nonlive registers toward the end of the local-register region by reassigning registers in order to force more dead registers to overlap with the callee's register stack frame. For convenience, we call our scheme RR-multi-alloc, which stands for register reassigning multi-alloc, while we call Settle et al.'s multi-alloc. We used the SPEC CINT2000 benchmarks to evaluate the effectiveness of our approach.
Implementation Details
To resize the register stack at a call site, two alloc instructions are required before and after a call site. In addition, procedure parameters from a caller to callee should be reassigned before the call site. Refer to Figure 4 , which demonstrates the reduction of the register stack height. Output registers r39 and r40 holding parameters from function f to g in Figure 4a are reassigned to r37 and r38, respectively, as in Figure 4b . Currently, we implement these reassignments by mov instructions. Some nop instructions are also added for bundling the alloc and mov instructions. Those alloc and mov instructions are pure overheads. To avoid the overheads' hiding the benefit from the reduction in the register stack height, we used thresholds. If the number of overlapped registers falls below a certain number or the number of reassigned output registers is above another certain number, we do not multi-alloc the call site. For our experiments, our threshold was 3 to 4 for the number of overlapped registers and 0 to 6 for the output procedure parameters. By through data-flow analysis of the live ranges of registers, the number of the allocs augmented in a procedure (i.e., a caller) can be minimized. Also, the mov for reassigning procedure parameters and nop for bundling instructions can be minimized if our register reassignment more fully cooperates with the instruction selection and the register allocation. Note that our optimization can be profile-guided by giving the more weight to the more significant call sites when we build a sequence graph. We can take a couple of approaches in deciding the relative importance of each call site. In the simplest way, the frequency of the calls of a call site can be used as the weight. Alternatively, if it is possible to pinpoint where the overflow occurs, we can utilize the chain of the calls that causes the overflow for the purpose of differentiating call sites in a procedure. At this time, our experiments are not based on profiling information, and all call sites in a procedure have the same weight. Table I lists the static and dynamic characteristics of the call sites of SPEC CINT2000 programs. The second and third columns show static numbers of the total call sites and average numbers of call sites per procedure, respectively. The fourth column shows the average percentages of call sites per procedure where RR-multi-alloc is applied. We found SPEC CINT2000 benchmarks have about nine static call sites in a procedure on average. When our RR-multi-alloc is used, about 40% of those call sites resize default register stack frames. One extreme case is crafty, which has about 30 call sites in a procedure, and which is about three times more than average. Our multi-alloc scheme with register reassignment resizes the register stack frame for more than one half of those call sites. The fifth column shows the dynamic percentage of calls where RR-multi-alloc is applied. We traced the call sites of the entire execution in support of GNU compiler toolchain's function instrumentation. Then, we counted the call sites matched by ORC's multi-alloced call sites. Unlike the static percentages between 30 to 55% over all benchmarks, the dynamic percentages of alloc-site show wide variations among benchmarks. Benchmarks with high dynamic percentage, such as gcc, crafty, twolf, and vortex, show some improvement in performance (see later, Table V and Figure 9 ). Although vpr and mcf showed up to 4 and 1.5% improvement, their dynamic percentages of alloc-site are low. These low percentages are partly from the loss of information. Gcc generates instrumentation calls just after a function entry and just before the function exit in the callee's body, while alloc instructions are added before and after a call site in the caller's body. For vpr and mcf, many of the alloced call sites are calls to library functions, which are not captured by Gcc's instrumentation. Finally, the sixth column shows the maximum call depth of each benchmark. Figure 7 shows the characteristics of the stacked registers of SPEC CINT2000 programs. The first bar represents the average numbers of stacked registers allocated in a procedure (in/local/outregisters). The second bar shows the average numbers of dead stacked registers (in/local/out-registers) that are unused before at least one call site. The third bar shows the average numbers of dead local-registers among those total dead stacked registers (in/local/out-registers) shown in the second bar. These dead local-registers are the potential candidates for overlapping to resize stack frames. All the results are obtained with the ORC using base optimization. The total number of stacked registers is about 12, which is far less than the allowed number of registers, 96. Among the stacked registers, we found about six registers that are dead at the call sites. Although one-half of the stacked registers are dead at the call sites, four or five registers out of six dead registers are out-registers, which already overlap with the callee's register stack frame. Only one or two registers are dead among the local-registers. The register allocator in ORC is an integration of the approaches of Chow [Chow 1988; Chow and Hennessy 1984] and Chaitin-Briggs [Chaitin 1982; Briggs et al. 1994 ]. Chow's global allocator utilizes cost and saving estimates for assigning a variable into a register within a local code block in deciding on a node to color. Caller-saved and callee-saved registers each have their own respective merits under different circumstances. Chow's register allocator computes different priorities with respect to the register classes and assigns each program variable to the best register class [Chow 1988 ]. The register allocator in ORC classifies stacked registers into stacked callee-save and stacked caller-save. The former is used for live registers across call sites and is allocated in in/local-register regions. Meanwhile, the latter is mainly for a scratch pad, not live across call sites and allocated in out-register region. Hence, the current register allocator in ORC already, to some degree, overlap not-live (dead) registers with the next register stack frame by assigning them in the out-register region. On top of the ORC register allocation, our technique overlaps more dead registers in the local-registers region with the callee's register stack frame by reassigning the local-registers. The fourth and fifth bars show the average numbers of local-registers which overlap with the callee's register stack frame using multi-alloc and RR-multialloc, respectively. The multi-alloc scheme overlaps only a one-third of the dead local-registers. Our sophisticated RR-multi-alloc scheme, which exploits register reassignment considering multiple call sites, can overlap 90% of dead localregisters.
Characteristics of Benchmarks
Call Sites Characteristics.
Stacked Registers Characteristics.
Runtime Performance
Reduction in RSE Overhead.
Using the performance monitoring unit in the Itanium architecture, we measured the cpu cycles spent due to RSE. Table II compares RSE cycles using the ORC with base optimization, multialloc, and our RR-multi-alloc. The second column presents RSE cycles when we use the base ORC. The ratio of those RSE cycles to the total cpu cycles is shown in parentheses. The corresponding RSE cycles by multi-alloc and RR-multi-alloc are shown in the third and fourth columns, respectively. Figure 8 illustrates the reductions of the RSE cycles in percentages compared with the RSE cycles from the base ORC.
Our RR-multi-alloc results in sizable reduction in RSE cycles for every benchmark program, besides perlbmk. Furthermore, RR-multi-alloc achieves a three times larger reduction than multi-alloc on average. Particularly, for vpr and crafty, RR-multi-alloc reduces RSE cycles by 16 and 10%, respectively, while multi-alloc reduces RSE cycles only by 0.9 and 0.1%. For gcc, though multi-alloc already results in 15% reductions, RR-multi-alloc boosts the reductions up to 37%.
For perlbmk, both RR-multi-alloc and multi-alloc increase the RSE overhead. For gap and twolf, RR-multi-alloc reduces the RSE overhead less than multialloc. Generating more alloc instructions does not always lead to reductions in register overflow/underflow since the reduction of register stack heights in one part of a call sequence can unfortunately cause the increase of register overflow/underflow in other parts of the sequence. In addition, the RSE hardware can exploit the explicit register stack frame information to eagerly spill and fill registers from the register stack to memory at the best opportunity independent of the calling and called procedures [Intel Corporation 2002] . We think that such implicit RSE behavior and the unfortunate situation described above may cause the result for perlbmk, gap, and twolf.
For all benchmark programs, RR-multi-alloc and multi-alloc reduce RSE cycles on average by 6.4 and 1.4% points, respectively.
Increase in the Number of Total Instructions.
We also measured the number of retired instructions using the performance monitoring unit of the Itanium architecture. Table III presents the numbers of retired instructions, including NOP, for base ORC, multi-alloc and RR-multi-alloc. Table IV shows the numbers of retired NOP instructions. In order to resize the register stack frame for one call site, two alloc instructions are needed before and after the call site. Besides alloc instructions, a few mov instructions are needed before each alloced call site for the purpose of copying procedure parameters to the new end of the resized register stack frame from the original end of the default one. Some nop instructions are also added for bundling those alloc and mov instructions. Thus, both RR-multi-alloc and multi-alloc usually execute more instructions than base ORC. Comparing RR-multi-alloc and multi-alloc, RR-multialloc usually executes more instructions than multi-alloc since it inserts more allocs to resize the register stack frame than multi-alloc (recall Figure 4 in which some call sites are alloced after a proper register reassignment that cannot be alloced originally). Note that the number of added mov and/or nop instructions for a call site is determined solely by the number of procedure parameters and the bundling capability of the scheduler. Reassigning registers(RR-multi-alloc) does not incur more mov and/or nop instructions for the same call site than multi-alloc. Fig. 9 . The percentage of reduction in the total cpu cycles when multi-alloc and RR-multi-alloc are used, repectively.
Reduction in the Total cpu Cycles.
We also measured the total execution cycles using the performance monitoring unit of Itanium architecture. Table V shows the performance of base ORC, multi-alloc, and RR-multi-alloc in terms of total cpu cycles. Figure 9 illustrates the percentage of reductions in the total cpu cycles of multi-alloc and RR-multi-alloc over base ORC, respectively. Our RR-multi-alloc improves the performance of every benchmark program, except for parser and perlbmk. For most programs, the performance gains are more than the percentage of the RSE cycles from the base ORC, which are shown in Table II . According to the cycle breakdowns, both multi-alloc and RR-multi-alloc reduce not only RSE cycles, but also other portions of the cycle breakdown, such as data access latency and back-end stalls because of front-end stalls. We think the sharing of limited memory bandwidth between • Y. Choi and H. Han the register stack overflow/underflow and data access causes the reduction in other portions of cycle breakdown. We improve performance by combining the reduction in RSE cycles and the reductions in other portions of the cycle breakdown.
Vpr and twolf show great performance improvements for both RR-multi-alloc and multi-alloc, although their percentages of RSE cycles are quite low. These improvements are largely due to the reductions in front-end stalls. For crafty, which has the highest RSE percentage among all programs at 4.8%, RR-multialloc achieves a performance gain of 2.14%. Reductions in RSE cycles, dataaccess stalls, and back-end stalls because of front-end stalls jointly contribute to the reduction in the total cpu cycles. On the other hand, multi-alloc slightly increases total cpu cycles by 0.14% due to the increase in number of retired instructions and an increase in other portions of the cycle breakdown. For crafty, register reassignment greatly affects reduction in register overflow/underflow. For gcc, as a whole, a 2.54% reuction in the total cpu cycles is achieved with our RR-multi-alloc. Referring to Tables II and V, around 40% of that total reduction is from the reduction in RSE cycles. RR-multi-alloc also outperforms multi-alloc, which reduces the total cpu cycles by 1.95%. For parser, an increase in the numbers of instructions for instrumenting call sites together with a low percentage of RSE cycles in the total cpu cycles causes overall performance degradation (refer to Tables III and IV for increases in instructions). The increase in cpu cycles for perlbmk is due to an increase in RSE cycles and the number of retired instructions. Overall, RR-multi-alloc reduces the total cpu cycles 1.71%, on average, while multi-alloc reduces the total cpu cycles 1.01%, on average. Douillet et al. [2002] first proposed a multi-alloc method to minimize the overhead associated with RSE spill/fill. They analyzed the stack register usage per basic block and captured the multiple control flows within a procedure that use different numbers of stacked registers. By inserting alloc into multiple places in a procedure and resizing the register stack frame differently for different paths, they could reduce the stacked register usage along some paths. Their scheme, however, did not yield satisfactory results. Settle et al. [2003] proposed another multi-alloc scheme that resizes the register stack frame before call sites in order to reduce the total height of the stack frames over all procedures in the call stack. The key idea is nonlive registers across calls overlap with the callee's register stack frame. Register liveness analysis is used to distinguish registers that can be overlapped. Although, Settle et al. provided a great deal of useful evidence that an overlapping register stack frame would lead to RSE overhead reduction, their scheme only takes advantage of the nonlive registers at the end of the local-register region. Hoflehner et al. [2004] discuss how the register stack optimization technique attributes to the performance of on-line transaction processing (OLTP). They implemented the multi-alloc method of Settle et al. [2003] in the Intel C/C++ Itanium compiler. They report that the RSE optimization reduced RSE spills/fills by about 4% and increased throughput by 1.15%. Weldon et al. [2002] examined various RSE optimizations techniques with dynamic register usage and dead register evaluation information because of imbalanced paths of applications' execution. They simulated heap-based RSE implementation, unlike the original stack-based RSE in the Itanium architecture, in order to fully take advantage of that profile information, which assumed nonoverlapping frames between the callers and callees. Yang et al. [2003] proposed a method that decides upon the appropriate quota of stacked registers for each procedure. Their approach is not based on the multi-alloc method, but has the same goal to reduce the overhead of the RSE spill/fill. Yang et al. analyzed a call graph and used a cost model in order to find the trade-off between explicit register spills and the usage of stacked registers managed by the RSE. They observed that reducing the stacked register usage in some procedures could reduce the total memory access time of spilling registers. Using their quota allocation method, perlbmk, which originally spent 23% of the total execution time in RSE, spent around 0% of the cycles in the RSE. They also reported a 13% performance improvement for perlbmk.
RELATED WORKS
Our method presented in this paper follows the multi-alloc method used in the work of Settle et al. However, our work is different in that we have devised a register reassignment scheme to maximize the overlap with the callee's register stack frame. In particular, our scheme considers multiple call sites within a procedure for the overall minimization of the register stack height. Moreover, we defined the problem of finding optimal register reassignment and formulated it as a path-finding problem in a graph called a sequence graph. We also proposed an efficient heuristic algorithm to solve the problem.
CONCLUSION
Hardware managed register stacks or register windows are good design choices, considering that we have enough space to place a large number of physical registers on processor chips, but have only a limited number of virtual registers due to the encoding space on the instruction set architectures. For better support for a hardware managed register stack, we apply compiler-assisted register reassignment. Given that multiple alloc instructions are supported in a procedure, we can also freely resize the register stack frame multiple times within a procedure. Utilizing both register-reassignment and resizing the register stack frame, we achieve the maximal overlapping of the dead local registers between procedure call boundaries. Since our register-reassignment approach is applied after the register-allocation phase, we introduce minimal changes on existing compiler structures, widening the opportunities for any compilers to adopt our scheme for register stack optimizations.
According to our experiment with SPEC CINT2000, our approach reduces RSE cycles by 6.4% and the total cpu cycles by 1.7%, on average. For crafty and gcc, which have high RSE overheads of around 4.8 and 2.9%, respectively, when base ORC is used, our approach achieves considerable RSE cycle reductions by 10.4 and by 36.7%, along with total cycle reduction by 2.1 and 2.5%, respectively. The proof of Theorem A.2 is similar to that of Theorem A.1 and is omitted. Theorems A.1 and A.2 indicate that we can solve the problem of overflowminimizing register reassignment by translating it into the problem of finding a maximum gain node-sequence on a sequence graph.
